



Implementing Single-Row Process Plate Design for Pre-Encapsulated Lead Frame

R. Rodriguez¹, F. R. Gomez^{1*} and J. Pulido¹

¹*New Product Development and Introduction, STMicroelectronics, Inc., Calamba City, Laguna, 4027, Philippines.*

Authors' contributions

This work was carried out in collaboration among all authors. All authors read, reviewed, and approved the final manuscript.

Article Information

DOI: 10.9734/JERR/2020/v16i217162

Editor(s):

(1) Dr. Guang Yih Sheu, Chang-Jung Christian University, Taiwan.

Reviewers:

(1) S. Narendran, SRM Institute of Science and Technology (Formerly SRM University), India.

(2) Yuhong Zheng, Jiangsu Province and Chinese Academy of Sciences, China.

(3) Mohammed Ali Khan, Jamia Millia Islamia (A Central University), India.

Complete Peer review History: <http://www.sdiarticle4.com/review-history/59175>

Original Research Article

Received 15 June 2020
Accepted 19 August 2020
Published 25 August 2020

ABSTRACT

This paper presents the application of an innovative design of wirebond process plate during wirebonding process of thin semiconductor carrier such as the pre-encapsulated leadframe. The implementation of the specialized process plate aims to improve the conventional method of wirebonding from panel type to single-row design to reduce the occurrence of warpage on thin leadframes. In this study, an 85% reduction for warpage level is achieved after the introduction of the new design of process plate. Future works could use the improved process plate design for devices of similar configuration.

Keywords: Wirebond process plate; leadframe; wirebonding process; assembly.

1. INTRODUCTION

Wirebonding is a process in semiconductor industry for integrated circuit (IC) assembly responsible in attaching the wires to provide electrical connections using thermocompression

process although majority of high-end bonding equipment prefer thermosonic bonding due to the delicate structure of some silicon die design. Thermocompression bonding is the combination of force and heat to connect the wire to the silicon bond pads and frames while thermosonic

*Corresponding author: Email: frederick-ray.gomez@st.com, f.i.gomez@ieee.org;

bonding uses ultrasonic, thermal and mechanical energies to form the intermetallic between two metals (semiconductor wire to silicon bond pad, semiconductor wire to leadframe). From both bonding techniques, a certain level of temperature is needed to soften the semiconductor wire or thermal softening prior a pressure or an ultrasonic energy is applied to the tip of the bonding capillaries. Usually, the temperature is applied to the plate located below the leadframe and silicon die during bonding with a working temperature that ranges from 180 – 200 °C depending on the semiconductor wire to be used. The wire used is usually made either of gold, aluminum, or copper [1-2]. Fig. 1 shows the mechanical sequence of wirebonding process in the equipment.

With new and continuous technology trends and breakthroughs, challenges in assembly manufacturing are unavoidable [3-7]. Warpage is inevitable to the units that became subjected to heat due to the different coefficient of thermal expansion property wherein the material does not follow its designed shape. Normally, warpage is significant on semiconductor carriers (substrate, pre-encapsulated leadframe, taped leadframe) since this is made up of multiple material that is mechanically combined. This

paper presents the implementation of an improvement in wirebond process plate to mitigate the occurrence of warpage issue on thin-leadframe through changing the design from panel type to improved single-row process plate. Note that process plates and assembly process flow vary with the product and the technology [8-10].

2. PROBLEM IDENTIFICATION

A pre-encapsulated leadframe is made-up of chemically etched leadframes that is already covered with a molding compound prior attaching a die, wire and 2nd molding process. The leadframe portion in the material is basically made from a copper material plated with silver or nickel-palladium-gold coating wherein the mold that covers the leadframe is fabricated using combinations of polymers and silica fillers.

The application of heat during wirebonding process is observed to produce warpage greater than 8 mm acceptable criteria as shown in Fig. 2. The warpage in this study has a significant effect in machine alarm/fallen units from the auto-picker and time-zero (T0) delamination in the mold to leadframe interface.




Fig. 1. Mechanical sequence of wirebond equipment machine




Fig. 2. Warpage comparison before and after wirebonding process

3. PROCESS DEVELOPMENT SOLUTION AND RESULTS DISCUSSION

There are multiple approaches in resolving strip warpage that are known in many assembly sites, however the occurrence of worst warpage in this study is resolved through the improvement and modification in the wirebond process plate material. The conventional design (panel type) as presented in Fig. 3 covers the whole panel of units during wirebonding. The warpage signature/direction, as observed through process mapping, identified its correlation to the location of process plate footings.

The improvement in process plate is done by changing the design to single row process plate. the objective is to minimize the area affected by heat during wirebonding and incorporate a vacuum hole to support the neighbor units as depicted in Fig. 4.

Incorporating the new design of wirebond process plate considers the landing area and size of the footings illustrated in Fig. 5. Landing area is computed from: $L = P + (Pt / 2)$, wherein L is the landing area of the clamp, P is recommended package dimension and Pt is the package pitch (tie bar for leadframes). the size or diameter of the footings is recommended to be 60% of the total length of the Pt.

Upon implementation of the design, a significant improvement in the warpage resonance was achieved with 85% reduction for warpage. There is no delamination observed on the samples after wirebonding samples and no dislodging of strips on the auto picker. There is also no feedback on the succeeding processes for related error and machine stoppage. Fig. 6 shows the results of the warpage comparison and the actual result after implementation of the new process plate design. Actual warpage values intentionally not disclosed.




Fig. 3. Warpage illustration using panel type process plate




Fig. 4. Wirebond process plate design (single-row)




Fig. 5. Wirebond process plate design (landing area)




Fig. 6. Warpage comparison (panel vs single-row)

4. CONCLUSION

The paper discussed a process solution and improvement with the innovative wirebond process plate that significantly improved the conventional method of wirebonding from panel type to single-row design. The new process plate design eventually reduced the occurrence of warpage on thin leadframes particularly the pre-encapsulated leadframe. Ultimately, significant improvement was observed in production efficiency by eliminating frequent machine alarms and mitigating the T0 mold to leadframe interface delamination during assembly process. The specialized wirebond process plate is considered a key milestone which could be used for future works on semiconductor packages with similar configuration and requirement.

Although the paper focused on the improvement in the process plate design to address the warpage, continuous process and design improvement is important to sustain high quality performance of semiconductor products and its assembly manufacturing. Improvement in the leadframe design and the advantages of single row process plate design could also be explored. Works and learnings discussed in [11-12] are useful in reinforcing robustness and

optimization of package design and assembly processes.

ACKNOWLEDGEMENT

The authors would like to extend appreciation to the New Product Development & Introduction (NPD-I) team and the Management team for the great support provided.

COMPETING INTERESTS

Authors have declared that no competing interests exist.

REFERENCES

1. Tan CE, Liong JY, Dimatira J, Tan J, Kok LW. Challenges of ultimate ultra-fine pitch process with gold wire & copper wire in QFN packages. 36th International Electronics Manufacturing Technology Conference, Malaysia; 2014.
2. Lall P, Deshpande S, Nguyen L. Reliability of copper, gold, silver, and PCC wirebonds subjected to harsh environment. IEEE 68th Electronic Components and Technology Conference, San Diego, California, USA; 2018.

3. Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density and low cost. Proceedings of the 4th International Symposium on Electronic Materials and Packaging. Taiwan. 2002;1-6.
4. Saha S. Emerging business trends in the semiconductor industry. 2013 Proceedings of PICMET '13: Technology Management in the IT-Driven Services (PICMET), pp. 2744-2748, USA; 2013.
5. Yeap LL. Meeting the assembly challenges in new semiconductor packaging trend. 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT). Malaysia. 2010;1-5.
6. Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium, Philippines; 2012.
7. Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
8. Harper C. Electronic packaging and interconnection handbook. 4th ed., McGraw-Hill Education, USA; 2004.
9. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st Ed., Wiley-IEEE Press, USA; 2006.
10. Nenni D, McLellan P. Fabless: the transformation of the semiconductor industry. CreateSpace Independent Publishing Platform, USA; 2014.
11. Rodriguez R, Maming MG, Gomez FR. Package and process design augmentation of QFN leadframe device. Journal of Engineering Research and Reports. 2020;10(2);1-6.
12. Sumagpang Jr. A, Rodriguez R, Gomez FR. Non-stick on pad defect reduction through clamp and insert design augmentation. Journal of Engineering Research and Reports. 2020;12(2);37-45.

© 2020 Rodriguez et al.; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Peer-review history:

*The peer review history for this paper can be accessed here:
<http://www.sdiarticle4.com/review-history/59175>*